


SO-DIMM DDR5 Tester



A




C

D




Id: 2/17

FPGA BANK 0




JTAG Connector

Compatible with Xilinx Platform Cable




STATUS LEDs



Configuration Modes

For details, see UG470 p. 21




Config. mode	MODE[2:0]
Master Serial	000
Master SPI	001
Master BP1	010
Master SelectMAP	100
JTAG	101
Slave SelectMAP	110
Slave Serial	111




DDR5 SODIM connector


Subchannel A




Subchannel B




Power and control




SO-DIMM type detect




Optional RFU



HOT SWAP status LED




HOT SWAP eject button




Serial address select

Default 000



Plane decoupling



[illegible]

A



Antmicro Ltd.

Title: SO-DIMM DDR5 Tester


Size: A3	Date: 2025-11-26	Rev: 1.3.0:05b265a7
----------	------------------	---------------------

Date: 2025-11-26

Rev: 1.3.0:05b265a7

Id: 5/17

Debug FTDI




ICT Testpoints Note:
Place on the bottom side


Antmicro Ltd www.antmicro.com		
Antmicro Ltd.		
Sheet: /Debug FTDI/ File: debug-ftdi.kicad_sch		
Title: SO-DIMM DDR5 Tester		
Size: A3	Date: 2025-11-26	Rev: 1.3.0:05b265a7
KiCad E.D.A. 9.0.6		Id: 6/17



Gigabit Ethernet




Bootstrap configuration




MODE[3:0] : 1100 (RGMII mode – Advertise 1000BASE-T full-duplex only)
PHYAD[4:0]: 00011
CLK125_EN: 0, disabled
LED_MODE: 1, Single-LED mode

Reference plane decoupling




VCC0 (HP banks) max: 2.0V





Input D.1.1

KiCad E.D.A. 9.0.6



MGT Interface



Antmicro Ltd
www.antmicro.com

Antmicro Ltd.


Sheet: /FPGA MGT Interface/
File: fpga-mgt.kicad_sch

Title: SO-DIMM DDR5 Tester


Size: A3 Date: 2025-11-26
KiCad E.D.A. 9.0.6

Rev: 1.3.0:05b265a7
Id: 11/17

PCIe





BANK 12




BANK 13


BANK 15




BANK 14



User LEDs




Probes




BANK 16

VCCO (HR banks) max: 3.6V



Clock source



Antmicro Ltd
www.antmicro.com

Antmicro Ltd.

Sheet: /FPGA bank 16/
File: fpga-bank-16.kicad_sch

Title: SO-DIMM DDR5 Tester


Size: A3 Date: 2025-11-26

KiCad E.D.A. 9.0.6


Rev: 1.3.0:05b265a7

Id: 16/17



I2C logic translator




I2C EEPROM with unique ID



PWR I2C MUX



ICT Testpoints
Note:
Place on the bottom side




Antmicro Ltd
www.antmicro.com
Antmicro Ltd.
Sheet: /I2C/
File: i2c.kicad_sch

Title: SO-DIMM DDR5 Tester

Size: A3
Date: 2025-11-26
KiCad E.D.A. 9.0.6

Rev: 1.3.0:05b265a7
Id: 17/17

SD card



HDMI

