MachXO5 eSPI Debugger
The board is designed to aid development and bring-up of eSPI-based connections to Data Center Secure Control Modules (DC-SCMs). This FPGA-based debug board is built around the Lattice MachXO5-NX FPGA.
The board connects to a DC-SCM interposer and implements the eSPI interface in the FPGA. It provides USB-accessible UART and JTAG interfaces and a Port 80 status display, enabling development, testing and debugging of eSPI communication before integration into a target server platform.
Lattice MachXO5-NX LFMXO5-25-7BBG400C FPGA
DC-SCM interposer connector
USB-C port with FTDI FT2232H USB interface bridge
UART and JTAG interfaces accessible from the USB interface bridge
Port 80 status display with LED indicators
125 MHz on-board clock source
62 x 87 mm (2.44 x 3.42 inch) PCB outline
Image | Manufacturer | Manufacturer part number | Description | Data available |
|---|---|---|---|---|
 | ||||
 | ||||
 | ||||
 | ||||
 | ||||
 | ||||
 | ||||
 | ||||
 | ||||
 | ||||
 | ||||
 | ||||
 | ||||
 | ||||
 | ||||
| ||||
| ||||
| ||||
| ||||
| ||||
| ||||
| ||||
 | ||||
| ||||
| ||||
 | ||||
 | ||||
 | ||||
 | ||||
| ||||
| ||||
| ||||
| ||||
| ||||
| ||||
| ||||
| ||||
 | ||||
| ||||
| ||||
| ||||
| ||||
 | ||||
 |
Name | Type | Material | Thickness[mm] | Constant |
|---|---|---|---|---|
F.Mask | Top Solder Mask | 0.01 | ||
F.Cu | copper | 0.035 | ||
dielectric 1 (1/2) | prepreg | PR2116 | 0.12 | 4.3 |
dielectric 1 (2/2) | prepreg | PR2116 | 0.12 | 4.3 |
In1.Cu | copper | 0.035 | ||
dielectric 2 | core | FR4 | 0.36 | 4.3 |
In2.Cu | copper | 0.035 | ||
dielectric 3 (1/2) | core | PR2116 | 0.12 | 4.3 |
dielectric 3 (2/2) | core | PR2116 | 0.12 | 4.3 |
In3.Cu | copper | 0.035 | ||
dielectric 4 | core | FR4 | 0.36 | 4.3 |
In4.Cu | copper | 0.035 | ||
dielectric 5 (1/2) | core | PR2116 | 0.12 | 4.3 |
dielectric 5 (2/2) | core | PR2116 | 0.12 | 4.3 |
B.Cu | copper | 0.035 | ||
B.Mask | Bottom Solder Mask | 0.01 |
